INSTRUEMENT PRODUCTS

  • 	Tektronix
  • 	National Instruments
  • 	Keithley
  • 	Qmax
  • 	VPC
  • 	Transcom Instrument
  • Delorenzo
  • Custom
  • 	Graphtec
  • EZMARKER
  • ETSYSTEM

BROADCAST PRODUCTS

  • 	Tektronix
  • 	Harmonic
  • 	Streambox
  • 	Volicon
  • 	Newtec
  • 	Apantac
  • 	UTAH
  • DekTec
  • ARG
  • 	Nucom
  • Dev
  • mitec
  • norwia
  • edgeware
  • RFS Radio Frequency Systems

COMMUNICATION PRODUCTS

  • 	Tektronix (ใช้ข้อมูลใหม่)
  • 	VSS
  • 	EXFO
  • SwissQual
  • Sumitomo
  • RFS RAdio Frequency Systems
  • ROHDE&SCHWARZ
  • cellex
  • TraceSpan
  • SevOne

TLA7SA00

Logic Protocol Analyzer for PCI Express

 
A Complete Solution for Physical through Protocol Layer Debug

The TLA7SA00 Series logic protocol analyzer modules provide an innovative approach to PCI Express validation that spans all layers of the protocol from the physical layer to the transaction layer. Feature rich software provides improved information density for viewing statistical summary and protocol analysis using innovative Transaction and Summary Profile windows. Hardware capabilities including hardware acceleration, OpenEYE, ScopePHY, and FastSYNC provide fast access to data and helps shorten the time it takes to build confidence in the test system. Powerful trigger and filtering capabilities provide the ability to quickly focus on the data of interest. A complete suite of probing solutions targeted for various form factors and applications.
 
 
 
Features & Benefits
  • PCI Express Gen1, Gen2, and Gen3 Protocol to Physical Layer Analysis for Link Widths from x1 through x16 with up to 8.0 GT/s Acquisition Rates
  • Comprehensive PCI Express Probing Solutions, including Midbus, Slot Interposer, and Solder-down Probes
    • Nonintrusive Probing that Utilizes OpenEYE Technology incorporating Automatic Tuning Equalization Circuitry to allow Probing Anywhere on the Channel and Ensure Accurate Data Capture in PCI Express Systems with Channel Lengths up to 24 in. and 2 Connectors
    •  
    • Single-click Calibration Process Calibrates the Analyzer and Probes to the Target BER, Calibration Results for Analyzer/Probe Sets are Remembered from One Session to Another
    • ScopePHY provides the ability to Quickly Connect Any of the PCI Express Midbus, Slot Interposer, or Solder-down Probes to a High-performance Oscilloscope providing a More Detailed Analog View of the PHY Layer
  • Shorten Time to Gain Confidence in the Test System Setup
    • Front-panel LEDs provide Status Information such as Link Speed, Symbol Lock, and Link Activity
    • Auto-configure sets up the Logic Protocol Analyzer System to be Ready for Data Acquisition Quickly
    • FastSYNC Tracks the Link as it Transitions In and Out of ASPM Power States such as L0s, Regardless of Electrical Idle Duration
    • Real-time Statistics Help Observe Link Health and Behavior over Time
  • Powerful Trigger-state Machine Spans All Layers of the Protocol
    • 8 States
    • 8 Packet Recognizers
    • 4 Symbol Sequence Recognizers
    • 4 Counter/Timers
    • 4 Event Flags
    • Conditional Storage
    • Real-time Filtering
  • Industry's Deepest 8 GB Memory/Module (16 GB memory, x16 link width) Increases the Chances of Capturing an Error and the Fault that Caused the Error
  • HW Accelerated Search and Data Displays provide Immediate Visibility of Data Regardless of Record Length
  • Information Density for Rapid Data Analysis
    • The Transaction Window provides Visibility into Protocol Behavior at the Packet and Transaction Level interspersed with Physical Layer Activity
    • Innovative Bird's Eye View provides a High-ground Visibility of System Issues involving Flow Control
    • The Summary Profile Window Helps Ascertain the Health of the System and Identify Patterns of Interest such as Errors, TLPs, DLLPs, Ordered Sets, etc.
  • Multibus Visibility for System-level Debug
    • Analyze Complete System Interactions with Time-correlated, Multibus Analysis on a Single Display on a Single Mainframe. For example, Tracing Memory Access from PCI Express to DDR Memory or Monitor Multiple PCIe Links on a PCIe Switch
    • Cross Triggering and a Common Global Time Stamp enables Accurate and Efficient Debugging by Showing Exactly What Was Happening on One Bus Relative to Another at Any Given Instant in Time
Applications
  • PCI Express Debug from Protocol Layer to Physical Layer
    • Silicon Validation
    • Computer System Validation
    • Embedded System Debug and Validation
  • Processor/Bus Debug and Verification
  • Embedded Software Integration, Debug, and Verification
Quick Selector Guide
Model Differential Inputs Record Length
TLA7SA08 8 160M Symbols per Differential Input; 4 GB Physical Memory
TLA7SA16 16 160M Symbols per Differential Input; 8 GB Physical Memory (16 GB Physical Memory for a x16 Configuration)